.. and somehow linux mips code does do a variety of WAIT-y things; how
is it they don't have the interrupt handling issues we do?
Is it because they're doing preemption? If so, how do they accurately
handle hz clock pulses when an interrupt may preempt things just
before that wait instruction occurs?